A co-simulation approach to study and improve the memory subsystem efficiency using bus functional models of embedded processors