publication venue for Reliable Methodology to FPGA Design Verification and Noise Analysis for Digital Lock-In Amplifiers. 16:307-310. 2024