Reliable Methodology to FPGA Design Verification and Noise Analysis for Digital Lock-In Amplifiers Academic Article in Scopus